Abstract: This paper presents an architecture for generating UWB pulses with a high centre frequency accuracy. The architecture allows to generate frequencies twice that of the FPGA clock using synchronous delays and is implementable in all types of FPGA. With a FPGA clock of 150 MHz, we generate RF pulse of 300 MHz with a maximum fractional bandwidth of 30%. The architecture also allows pulse width increment in steps of the clock period.
Introduction
Ultra Wide Band (UWB) is a low cost, low power, emerging short range wireless communication technology. It is a carrier-less system, and hence it is nearly an all digital system. In recent years, the demand for digital transmitters has increased. A number of UWB transmitter designs and ASIC implementations are reported in [1, 2, 3, 4] . For cost effectiveness, FPGAs are used to verify the feasibility of these ASICs. Generation of high frequency RF pulses with ultra wide band are reported in [5, 6] and an FPGA implementation of it is presented in [6] . In [6] , asynchronous delays are used for the generation of pulses. For the implementation of the asynchronous delays, they use TBUFs (Tri State Buffer), an inbuilt resource available in Virtex II FPGA. The Placement and Routing (PAR) for these delays are done manually. With this technique, generating RF pulses in the low frequency range would require large number of delays which are quite impossible to place and route them manually. Also, the TBUFs are not available in many of the recent FPGAs and implementing TBUFs is also not possible as the tri-state pull-ups are not supported.
In this paper, we present a synthesizable architecture for generating the UWB pulses using synchronous delays, based on the design idea presented by us in [7] . Implementation details and experimental results involving the centre frequency accuracy, pulse width accuracy, fractional bandwidth and the limitations are also discussed.
Synchronous delay based pulse generation
The main motivation of this paper is to implement a UWB pulse generator using synchronous logic. In FPGA, to generate RF pulses of 300 MHz using synchronous logic, the two main limiting factors are, the maximum clock frequency of the Digital Clock Manager (DCM) and the maximum speed of the pulse generator architecture. For a clock frequency of f clk , the maximum signal frequency that can be generated in the FPGA is f clk /2, provided, the designed architecture runs at f clk . Therefore, it is not possible to directly generate frequencies above f clk /2. But here, we generate pulses above f clk /2, i.e. 2* f clk , using multiple clock phases. The synchronous delays that are smaller than one clock period are generated using multiple phases of the clock.
The proposed pulse generator architecture is presented in Fig. 1 and consists of three functional blocks, an ON-OFF Keying (OOK) modulator, a 
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synchronous delay generator and an edge combiner. The OOK modulator generates pulses with a centre frequency of f clk /2 with two control signals Pw and Pulse Repetition Frequency (PRF), which corresponds to the pulse width and pulse period. This OOK output is then passed through a synchronous delay generator, which generates three different delayed versions of the OOK output. These delayed pulses are then edge combined with the output of the OOK using an edge combiner to generate the desired frequency for the RF pulses. Fig. 2 (a) shows the FPGA implementation of the proposed pulse generator. The OOK modulator implementation is shown in the Fig. 2 (b) . It consists of a NOT gate whose output is fed-back to the input. It is controlled by the signals Pw and PRF. When triggered by PRF, it starts by inverting a pre-initialized signal (equal to '1'). This inversion continuous to time equal to the pulse width, determined by the control signal Pw and remains zero until the next (PRF). This OOK output (O1) is then passed to through Finally, edge combing is implemented using X-OR operation as shown in the Fig. 2 (c) . Edge combing any two outputs delayed by 90 • out of the four outputs (O1, O2, O3, O4) will generate a frequency equal to f clk . For instance edge combining OOK output(O1) and FF 1 output (O3) will generate a pulse with a centre frequency of f clk . Edge combing all the four outputs will generate pulses with a centre frequency of 2*f clk . Table I shows different edge combining and its output frequency. In this way, frequencies above f clk can be generated inside the FPGA. This architecture was described in VHDL and synthesized using ISE foundation tools from Xilinx [8] . The maximum speed obtained for the architecture shown in Fig. 2 (a) is 314 MHz. To implement this in real-time, Virtex-4 FPGA (XC4VFX20-10FFG672C), on a commercial board from Analog Devices (HSC-ADC-EVALC) was used [9] . The proposed architecture is less complex, requires no manual routing and placements, and is implementable in all types of FPGA.
FPGA implementation

Results and discussion
The duty cycle of the RF pulse and the pulse period depends on the down counter size. Here, 10 bit down counters are used. The counter size can be increased for longer pulse width and slower pulse rate. But, it will reduce the architecture speed. For a f clk of 150 MHz (t clk of 6.6 ns), a pulse width counter value of 3 would result in a pulse width of 19.8 ns (3*6.6 ns). Fig. 3 (a) shows a generated RF pulse and a PRF captured from an oscilloscope scope. Fig. 3 . Experimental results for UWB pulse generation.
The measured width obtained for the pulse in Fig. 3 (a) is 24.75 ns, 4.95 ns longer than designed. This is due to the edge combining operation where all the inputs to it are delayed by (1/4) t clk from each other. Hence, after edge combining the pulse width is longer by 3/4 t clk as there are 3 flip-flops. For a given pulse width, the measured width is always 3/4 t clk or 4.95 ns longer than the programmed width. Loading the pulse width counter with a value of 1 should give a pulse of width 6.6 ns but the measured pulse will have a pulse width of 11.55 ns due to the edge combining operation. Therefore, shortest pulse that can be generated is 11.55 ns at 300 MHz. With 10 bit down counters, a maximum pulse period of 0.43 ms is possible. Fig. 3 (b) shows the shortest pulse generated and its power spectral density (PSD). The measured centre frequency from the spectrum is 299.4 MHz and has a bandwidth of 90 MHz. This is 30% of the centre frequency, which meets the FCC fractional bandwidth requirement. It is observed that the centre frequency generated is very accurate. The width of the pulses can be incremented in steps of 1/f clk , in our case 6.6 ns. The range of RF frequencies that can be generated is limited and it also depends on the FPGA device and the maximum speed at which the pulse generator can be clocked. Here, the maximum pulse centre frequency that can be generated is 2*314 = 628 MHz. For Virtex 4 FPGA, the maximum acceptable frequency for DCM is 400 MHz. That means maximum signal frequency that can be generated is only 200 MHz. But, with the proposed architecture, it becomes possible to generate pulses of frequencies upto 628 MHz in the Virtex 4 FPGA.
Conclusion
We have proposed and implemented a synchronous delay based UWB RF pulse generator in an FPGA. Unlike asynchronous delay based architecture, the proposed architecture is simple to implement in all types of FPGAs and does not require special attention to routing and placement. In this paper, we have shown an UWB RF pulse of 11.55 ns at 300 MHz generated from a FPGA clock of 150 MHz by using the proposed architecture. The pulse width can be incremented in steps of 1/f clk . Though the proposed architecture is limited by the pulse width incremental step and the range of frequencies that can be generated, with new powerful FPGA devices coming in the market, this is expandable. In spite of these limitations, the proposed architecture has the advantages of being less complex, easily implementable in all FPGAs, and especially it is useful for generating frequencies above f clk in the FPGA.
